

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) EP 0 969 516 A2

(12) EUROPEAN PATENT APPLICATION

(43) Date of publication:
05.01.2000 Bulletin 2000/01

(51) Int. Cl.⁷: H01L 29/78, H01L 29/08,
H01L 21/336

(21) Application number: 99112701.0

(22) Date of filing: 30.06.1999

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 30.06.1998 JP 18549298

(71) Applicant:
Sharp Kabushiki Kaisha
Osaka-shi, Osaka 545-8522 (JP)


(72) Inventors:
• Iwata, Hiroshi
Ikoma-gun, Nara-ken (JP)
• Kakimoto, Seizo
Shiki-gun, Nara-ken (JP)
• Nakano, Masayuk
Nara-shi, Nara-ken (JP)
• Adachi, Kouichiro
Tenri-shi, Nara-ken (JP)

(74) Representative:
MÜLLER & HOFFMANN Patentanwälte
Innere Wiener Strasse 17
81667 München (DE)

(54) MOSFET with structured source/drain region and method for producing the same

(57) A semiconductor device having a device separation region and an active region includes a gate oxide film, a source/drain region, and an electrode which is electrically coupled to the source/drain region. The active region is in contact with the gate oxide film at a first face, a portion of the source/drain regions being located above the first face. The electrode is in contact with the source/drain region at a second face, the second face constituting an angle with respect to the first face.

FIG. 1



BEST AVAILABLE COPY

EP 0 969 516 A2

Description

BACKGROUND OF THE INVENTION

1. FIELD OF THE INVENTION:

[0001] The present invention relates to a semiconductor device. In particular, the present invention relates to a semiconductor device in which a source/drain region occupies a reduced area so as to decrease the parasitic capacitance and parasitic resistance of the source/drain region, as well as a method for producing the same.

2. DESCRIPTION OF THE RELATED ART:

[0002] In general, smaller insulation gate type field effect transistors (FETs) become more susceptible to problems such as fluctuation in the threshold voltage due to variation in the gate length caused by processing variations, an increased off-leak current due to deterioration of subthreshold characteristics, and deterioration of transistor characteristics due to short channel effects, e.g., so-called punch-through.

[0003] One method for solving such problems has been to reduce the junction depth of the source/drain regions adjoining a channel region of a transistor. A reduced junction depth can be realized by, for example, a structure in which source/drain regions (stacked diffusion layers) are stacked on both sides of a gate electrode so as to be located above the channel region via gate electrode lateral wall insulation films.

[0004] Figures 22A, 22B, and 22C are cross-sectional views illustrating steps of a conventional method for forming stacked diffusion layers.

[0005] As shown in Figure 22A, a gate electrode 1005 whose upper face and side walls are covered with an insulation film 1006 is formed upon a semiconductor wafer 1001, with a gate insulation film 1004 interposed therebetween. The semiconductor wafer 1001 generally includes an active region 1003 (composed of a silicon substrate) and device separation regions 1002 (composed of a silicon oxide film).

[0006] Next, as shown in Figure 22B, a selective epitaxial growth method is used to grow a silicon film 1007 exclusively in regions (source/drain regions) where the silicon surface is exposed, thereby forming stacked diffusion layer regions (which are composed of a semiconductor) in the source/drain regions. A selective epitaxial growth method is disclosed in Japanese Laid-open Publication No. 61-196577.

[0007] As shown in Figure 22C, an interlayer insulation film 1008 is formed, and upper wiring 1010 is coupled to the source/drain regions 1007 via contact wires 1009.

[0008] After the silicon film (epitaxial silicon, polycrystalline silicon, etc.) has been formed above the channel region, impurity ions are implanted so as to form the source/drain regions. By thus implanting impurity ions in

the stacked silicon films which are located above the channel region, it becomes possible to reduce the junction depth of the source/drain region impurity diffusion layers relative to the channel region of the transistor. As a result, so-called short channel effects can be effectively prevented.

[0009] The source/drain regions 1007 extend from the gate electrode 1005 to the device separation regions 1002 along a direction X-X' (commonly referred to as the "gate length direction") which is perpendicular to the Longitudinal direction of the gate electrode. When contact holes are formed in such source/drain regions 1007, the length of each source/drain region 1007 will be determined as follows.

[0010] Figure 15 is a diagram illustrating the relationship between a gate electrode, an active region, and contact holes. A positioning margin p is provided between the gate electrode and each contact hole. Each contact hole has a width o . The contact holes are positioned with respect to the source/drain regions with a margin q as illustrated in Figure 15. It will be appreciated that the length of each source/drain region 1007 cannot become smaller than $p + o + q$ in the semiconductor device illustrated in Figure 22C.

[0011] Thus, it is difficult to reduce the area occupied by the source/drain regions in accordance with the semiconductor device disclosed in Japanese Laid-open Publication No. 61-196577.

SUMMARY OF THE INVENTION

[0012] A semiconductor device having a device separation region and an active region according to the present invention includes a gate oxide film, a source/drain region, and an electrode which is electrically coupled to the source/drain region, wherein the active region is in contact with the gate oxide film at a first face, a portion of the source/drain regions being located above the first face; and wherein the electrode is in contact with the source/drain region at a second face, the second face constituting an angle with respect to the first face.

[0013] In one embodiment of the invention, the second face is substantially rugged.

[0014] In another embodiment of the invention, a portion of the source/drain region partially covers the device separation region.

[0015] In still another embodiment of the invention, the height of the source/drain region as measured from the first face along a direction perpendicular to the first face increases toward the gate electrode.

[0016] In still another embodiment of the invention, the second face has a curved profile.

[0017] In still another embodiment of the invention, a portion of a contact hole for interconnecting the source/drain region and upper wiring is present on the surface of the source/drain region.

[0018] In still another embodiment of the invention, a

distance between an end of the gate electrode and an end of the contact hole that is located away from the gate electrode in a cross section extending along a direction perpendicular to a longitudinal direction of the gate electrode and through a center of the contact hole is larger than a distance between the end of the gate electrode and an interface between the active region and the device separation region.

[0019] In still another embodiment of the invention, a width of the contact hole as measured in a cross section extending along a direction perpendicular to a longitudinal direction of the gate electrode and through a center of the contact hole is larger than a distance between an end of the gate electrode and an interface between the active region and the device separation region.

[0020] In still another embodiment of the invention, in a cross section extending along a direction perpendicular to a longitudinal direction of the gate electrode, a distance between an end of the gate electrode and an interface between the active region and the device separation region is smaller than a width of the gate electrode, the width of the gate electrode defining a gate length of the semiconductor device.

[0021] In still another embodiment of the invention, a diffusion coefficient of an impurity within a stacked layer constituting the source/drain region is larger than a diffusion coefficient of an impurity within the semiconductor substrate.

[0022] In still another embodiment of the invention, the diffusion coefficient of the impurity within the stacked layer is about 2 to about 100 times as large as the diffusion coefficient of an impurity within the semiconductor substrate.

[0023] In still another embodiment of the invention, the stacked layer includes polycrystalline silicon.

[0024] In still another embodiment of the invention, the polycrystalline silicon includes columnar crystals.

[0025] In still another embodiment of the invention, the polycrystalline silicon has a grain size of about 50 nm or less.

[0026] In still another embodiment of the invention, a surface of the gate electrode and the source/drain region is covered by a two-layer film, the two-layer film including a polycrystalline silicon film and a refractory metal silicide film.

[0027] In still another embodiment of the invention, a junction depth of the source/drain region from the first face is about 0.8 to about 2 times as large as a width of the gate electrode lateral wall insulation film.

[0028] In another aspect of the invention, there is provided a method for producing a semiconductor device having a device separation region and an active region, the method including the steps of: forming the device separation region on a silicon substrate from a material which substantially withstands silicon etching; sequentially forming a gate insulation film, a gate electrode, and a gate electrode lateral wall insulation film; coating a polycrystalline silicon film having a thickness which is

larger than a distance between the gate electrode and the device separation region along a direction perpendicular to a longitudinal direction of the gate electrode; and performing an anisotropic etching until the polycrystalline silicon film above the gate electrode is substantially removed.

[0029] In one embodiment of the invention, the method further includes an ion implantation step of introducing an impurity to form the source/drain region, the impurity becoming one of a donor and an acceptor, and wherein the gate electrode is formed by the introduction of the impurity to become the one of a donor and an acceptor; and the introduction of the impurity to become the one of a donor or an acceptor for the gate electrode and the source/drain region is performed simultaneously by ion implantation.

[0030] Alternatively, the method for producing a semiconductor device according to the present invention includes the steps of: forming a device separation region on a silicon substrate from a material which substantially withstands silicon etching; sequentially forming a gate insulation film, a gate electrode, and a gate electrode lateral wall insulation film; coating a polycrystalline silicon film; performing an anisotropic etching until the polycrystalline silicon film above the gate electrode is substantially removed; and removing a portion of the polycrystalline silicon film, the polycrystalline silicon film having been formed on a lateral wall of the gate electrode with the gate electrode lateral wall insulation film being interposed between the polycrystalline silicon film and the lateral wall of the gate electrode.

(1) In accordance with the above constitution, the parasitic resistance of the source/drain region can be reduced. The surface of the source/drain region becomes more elevated with respect to the active region on the semiconductor substrate toward the gate electrode. As a result, when an impurity doping for the source/drain region is performed by ion implantation, the junction depth becomes smaller toward the gate electrode, thereby effectively preventing short-channel effects, which would otherwise become problematic when constructing a downsized semiconductor device.

Since it is possible to secure a large surface area relative to the area occupied by the source/drain region according to the present invention, the contact area between the source/drain region and upper wiring can be increased, thereby reducing the contact resistance relative to the occupied area.

In the case of a configuration employing a silicide (i.e., self aligned silicide), the surface area which is converted into a silicide is increased relative to the occupied area according to the present invention, thereby achieving low resistance. Moreover, failure of silicidation of fine wiring due to hindrance of reaction can be alleviated, which has

conventionally been a problem in silicidation reactions.

Moreover, the constitution according to the present invention obviates any vertical protrusion at a gate position, whereby various problems associated with such vertical protrusions of gates during semiconductor device manufacture are solved. For example, the problem of an insufficient etching ratio between a vertical protrusion and an underlying stopper layer during etching, e.g., self-aligned contact (SAC) process, can be prevented so as to facilitate etching. In addition, it is easy to flatten the interlayer insulation film above the gate portion. Since the active region is not exposed to the atmosphere after the source/drain regions are formed, the active region is prevented from being damaged during etching and/or contamination during ion implantation.

(2) According to the present invention, the surface of each source/drain region exhibits a curved and/or slanted profile in a cross section taken along the direction perpendicular to the longitudinal direction of the gate electrode. As a result, the surface area of each source/drain region of the semiconductor device (relative to the area which is occupied by the source/drain region) can be more effectively increased according to the present invention than in conventional structures incorporating source/drain regions having a linear profile.

(3) According to the present invention, at least a portion of a contact hole for coupling the surface of the source/drain region to wiring is present on the surface of the source/drain region. In other words, the diameter of the contact hole aperture can be prescribed to be larger than the length of a portion of the active region from an end of the gate to the device separation region in a cross section extending along a direction perpendicular to a longitudinal direction of the gate electrode. As a result, the diameter of the contact aperture can be increased, thereby facilitating contact hole formation.

In conventional structures, contact holes need to be provided on the source/drain region surface, so that the diameter of each contact needs to be smaller than the width of each source/drain region, thereby making difficult the process of making contact apertures. Furthermore, in accordance with the device structure of the present invention, a sufficient contact area can be secured by providing a contact hole which has a longer dimension along the longitudinal direction of the gate electrode than the dimension along a direction perpendicular to the longitudinal direction of the gate electrode.

(4) In accordance with an embodiment of the invention, the distance between an end of the gate elec-

trode and an end of the contact hole that is located away from the gate electrode in a cross section extending along the direction perpendicular to the longitudinal direction of the gate electrode and through the center of the contact hole is larger than the distance between the end of the gate electrode and an interface between the active region and the device separation region.

As a result, it is possible to provide a large contact hole without increasing the source/drain area, thereby achieving facility in the contact hole formation and reduction in the junction capacitance, which depends on the source/drain junction area.

(5) In accordance with an embodiment of the invention, the width of the contact hole as measured in a cross section extending along the direction perpendicular to the longitudinal direction of the gate electrode and through the center of the contact hole is larger than the distance between an end of the gate electrode and an interface between the active region and the device separation region.

As a result, it is possible to maximize the contact area between the contact holes and the source and drain, while minimizing the source/drain area. Thus, the contact resistance can be reduced.

(6) In accordance with an embodiment of the invention, in a cross section extending along the direction perpendicular to the longitudinal direction of the gate electrode, the distance between an end of the gate electrode and an interface between the active region and the device separation region is smaller than the width of the gate electrode (i.e., the gate length of an MIS (metal insulator semiconductor) type semiconductor device).

As a result, the area occupied by the device can be minimized, and the parasitic junction capacitance at the source/drain region can also be minimized.

(7) In accordance with an embodiment of the invention, the diffusion coefficient of an impurity within a stacked layer constituting the source/drain region is larger than a diffusion coefficient of an impurity within the semiconductor substrate.

As a result, when performing a heat treatment for diffusing and activating an impurity, the diffusion occurs very rapidly down to the interface between the stacked layer and the semiconductor substrate, but only slowly into the silicon substrate. As a result, the junction depth of the source/drain regions from the interface between the stacked layer and the semiconductor substrate is less likely to be affected by variation in the height of the stacked regions, thereby making it possible to produce a shallow junction with much controllability.

(8) In accordance with an embodiment of the invention, the diffusion coefficient of an impurity within the stacked layer is about 2 to about 100 times as large as the diffusion coefficient of an impurity within the semiconductor substrate.

As a result, the junction depth of a portion the source/drain region from the interface between the stacked layer and the semiconductor substrate is less likely to be affected by variation in the height of the stacked regions, thereby making it possible to produce a shallow junction with much controllability.

(9) In accordance with an embodiment of the invention, the stacked layer constituting the source/drain region stacked above the semiconductor substrate is composed essentially of polycrystalline silicon.

Since polycrystalline silicon films are commonly used in the manufacture of semiconductor devices, there is no need to introduce new apparatuses in the process or to determine any new set of process conditions. It is also unnecessary to use a large amount of hydrogen as in the case of employing a selective epitaxial growth apparatus. Thus, the apparatus which is required for manufacturing a semiconductor device according to the present invention occupies much less space than a selective epitaxial growth apparatus (which would require large size equipment for hydrogen removal).

(10) In accordance with an embodiment of the invention, the polycrystalline silicon are columnar crystals.

As a result, the diffusion of impurity occurs very rapidly within the polycrystalline silicon film, and an impurity which is doped into the polycrystalline silicon film can be allowed to diffuse into the silicon substrate with good controllability. The depth of the source/drain regions is less likely to be affected by variation in the height of the polycrystalline silicon, thereby making it possible to produce a shallow junction with much controllability.

(11) In accordance with an embodiment of the invention, the polycrystalline silicon has a grain size of about 50 nm or less.

By employing a polycrystalline silicon having such a small grain size, it becomes possible to obtain a large diffusion coefficient relative to the diffusion coefficient within the semiconductor substrate. It is also possible to minimize the variation in the width of the polycrystalline silicon side walls due to the grains of polycrystalline silicon during etching back.

(12) In accordance with an embodiment of the invention, the gate electrode and the source/drain stacked layer are composed essentially of a two-layer film including a polycrystalline silicon film and

an overlying refractory metal silicide film.

As a result, it is possible to realize a very low-resistance contact even without increasing the contact area between the source/drain region and upper wiring. Furthermore, since a silicide film exists near the channel region, it is possible to minimize the parasitic resistance despite a small source/drain junction area, thereby improving the driving current performance of the device. It also becomes possible to utilize the silicide layer as an etching stopper layer during contact hole etching.

(13) A method for producing a MIS type semiconductor device formed on a semiconductor substrate including a device separation region and an active region according to the present invention includes the steps of: forming the device separation region on a silicon substrate from a material which substantially withstands silicon etching; sequentially forming a gate insulation film, a gate electrode, and a gate electrode lateral wall insulation film; coating a polycrystalline silicon film having a thickness which is larger than the distance between the gate electrode and the device separation region along the direction (gate length direction) perpendicular to the longitudinal direction of the gate electrode; and performing an anisotropic etching until the polycrystalline silicon film above the gate electrode is substantially removed.

Specifically, in accordance with the method for producing a semiconductor device of the present invention, a polycrystalline silicon film having a thickness which is larger than the distance between the gate electrode and the device separation region (i.e., the source/drain region width) and an anisotropic etch back process is performed. Because of the deposition of the polycrystalline silicon film having a thickness larger than the distance between the gate electrode and the device separation region (i.e., the source/drain region width), the silicon substrate is prevented from being exposed and/or damaged by an anisotropic etch-back process. By forming the stacked layers by the sides of the gate electrode lateral walls through an anisotropic etch-back process, it is ensured that the end of each stacked layer extends at least partially on a device separation region, which in itself is formed of a material which substantially withstands silicon etching. Since merely performing the above etch-back process may result in the source region and the drain region short-circuiting with each other, it is necessary to separate the stacked region of polycrystalline silicon (formed on the lateral walls of the gate electrode) into discrete source/drain regions.

(14) Alternatively, a method for producing a semiconductor device of the present invention includes the steps of: forming a device separation region on

a silicon substrate from a material which substantially withstands silicon etching; sequentially forming a gate insulation film, a gate electrode, and a gate electrode lateral wall insulation film; coating a polycrystalline silicon film; performing an anisotropic etching until the polycrystalline silicon film above the gate electrode is substantially removed; and removing a portion of the polycrystalline silicon film, the polycrystalline silicon film having been formed on a lateral wall of the gate electrode with the gate electrode lateral wall insulation film being interposed between the polycrystalline silicon film and the lateral wall of the gate electrode.

As a result, it is possible to form source/drain regions which are stacked above the gate electrode in a self-aligned manner.

(15) Yet another method for producing a semiconductor device of the present invention includes an ion implantation step of introducing an impurity to form the source/drain region, the impurity becoming a donor or an acceptor (more precisely, the doped region becomes a donor or an acceptor). As described above, the stacked layers of source/drain regions (which are stacked above the semiconductor substrate) are composed of a material such that the diffusion coefficient of an impurity within the stacked layers is larger than the diffusion coefficient of an impurity within the semiconductor substrate. As a result, even by simultaneously performing the impurity doping for the gate electrode and the impurity doping for the source/drain regions, it is possible to produce a device which can prevent the depletion of the gate electrode and/or the penetration of the impurity into the channel region, and which does not have an offset configuration (i.e., a configuration in which the source/drain regions do not substantially reach the channel region in the lateral direction due to insufficient diffusion).

(16) In accordance with an MIS type semiconductor device according to the present invention, source/drain regions are provided so as to adjoin gate electrode lateral wall insulation films flanking the gate electrode and extend above an active region surface, in such a manner that the junction depth of the source/drain region from the first face is about 0.8 to about 2 times as large as the width of the gate electrode lateral wall insulation film.

[0031] Thus, the invention described herein makes possible the advantages of (1) providing a semiconductor device whose source/drain regions occupy relatively small areas; and (2) providing a method for producing the same.

[0032] These and other advantages of the present invention will become apparent to those skilled in the art upon reading and understanding the following detailed

description with reference to the accompanying figures.

BRIEF DESCRIPTION OF THE DRAWINGS

[0033]

Figure 1 is a cross-sectional view illustrating a semiconductor device 10 according to Example 1, taken along a direction (X-X') which is perpendicular to the longitudinal direction of a gate electrode 104.

Figure 2 is a diagram illustrating the flow of a current in a cross section of the semiconductor device 10 according to Example 1, taken along the direction (X-X') perpendicular to the longitudinal direction of the gate electrode 104.

Figure 3 is a cross-sectional view of the semiconductor device 10, schematically illustrating its parasitic capacitance.

Figure 4 is a cross-sectional view of a conventional semiconductor device, schematically illustrating its parasitic capacitance.

Figure 5 is a cross-sectional view illustrating a semiconductor device 20 according to Example 2, taken along a direction (X-X') which is perpendicular to the longitudinal direction of a gate electrode 204.

Figure 6 is a cross-sectional view illustrating another semiconductor device 30 according to Example 2, taken along a direction (X-X') which is perpendicular to the longitudinal direction of a gate electrode 204.

Figure 7 is a cross-sectional view illustrating a semiconductor produced according to Example 3 at one manufacturing step thereof.

Figures 8A to 8G show respective steps of a process of manufacturing the semiconductor device 20.

Figure 9 is a cross-sectional view illustrating a semiconductor device, taken along a direction (X-X') which is perpendicular to the longitudinal direction of its gate electrode.

Figure 10 is a plan view of a semiconductor device illustrating a state in which a polycrystalline silicon film 308 is left around a gate electrode 304 with a gate electrode lateral wall insulation film 305 interposed therebetween.

Figure 11 is a plan view of a semiconductor device illustrating separated source/drain regions.

Figure 12 is a diagram illustrating the directions in

which an impurity is diffused out of a polycrystalline silicon film to become source/drain regions, into which an impurity has been implanted.

Figure 13 is a cross-sectional view illustrating an impurity diffusion layer which results from preferable thermal diffusion. 5

Figure 14 is a cross-sectional view illustrating an impurity diffusion layer having an offset. 10

Figure 15 is a plan view of a semiconductor substrate, illustrating the relationship between a gate electrode, an active region, and contact holes. 15

Figure 16 is a plan view showing a semiconductor substrate produced in accordance with an embodiment of the present invention.

Figures 17A to 17G show respective steps of a process of manufacturing a semiconductor device according to the present invention. 20

Figure 18 is a cross-sectional view illustrating a semiconductor device according to Example 5 of the present invention, taken along a direction (X-X') which is perpendicular to the longitudinal direction of a gate electrode 507. 25

Figure 19A is a cross-sectional view illustrating a semiconductor device in which the distance between two adjoining gate electrodes is shorter than two times the side wall width d, taken along a direction (X-X') which is perpendicular to the longitudinal direction of gate electrodes of the semiconductor device. 30 35

Figure 19B shows an equivalent circuit of the semiconductor device of Example 6 of the present invention. 40

Figure 20 is a cross-sectional view illustrating a semiconductor device according to Example 6 of the present invention, taken along a direction (X-X') which is perpendicular to the longitudinal direction of its gate electrode. 45

Figure 21 is a cross-sectional view illustrating another semiconductor device according to Example 6 of the present invention, where a dummy gate electrode is provided. 50

Figures 22A, 22B, and 22C are cross-sectional views illustrating steps of a conventional method for forming stacked diffusion layers. 55

Figure 23 illustrates data concerning N-channel transistors which were produced by implanting

phosphorous ions (as an impurity for forming the source/drain regions) with an implantation energy of about 50 keV in a dose amount of about $5 \times 10^{15}/\text{cm}^2$, and performing a heat treatment under the conditions of about 800°C (nitrogen atmosphere) for about 120 minutes; about 850°C (nitrogen atmosphere) for about 30 minutes; about 900°C (nitrogen atmosphere) for about 10 minutes; or about 850°C (oxygen atmosphere) for about 30 minutes.

Figure 24 illustrates such data concerning N-channel transistors which were produced by implanting phosphorous ions (as an impurity for forming the source/drain regions) with an implantation energy of about 50 keV in a dose amount of about $5 \times 10^{15}/\text{cm}^2$ or about $1 \times 10^{16}/\text{cm}^2$, followed by a rapid thermal annealing (RTA) at about 1050°C (nitrogen atmosphere) for about 10 seconds.

Figure 25 illustrates such data concerning P-channel transistors which were produced by implanting boron ions (as an impurity for forming the source/drain regions) with an implantation energy of about 15 keV in a dose amount of about $5 \times 10^{15}/\text{cm}^2$, and performing a heat treatment under the conditions of about 800°C (nitrogen atmosphere) for about 120 minutes; about 850°C (nitrogen atmosphere) for about 30 minutes; about 900°C (nitrogen atmosphere) for about 10 minutes; or about 850°C (oxygen atmosphere) for about 30 minutes.

Figure 26 illustrates such data concerning P-channel transistors which were produced by implanting boron ions (as an impurity for forming the source/drain regions) with an implantation energy of about 15 keV in a dose amount of about $5 \times 10^{15}/\text{cm}^2$ or about $1 \times 10^{16}/\text{cm}^2$, followed by a rapid thermal annealing (RTA) at about 1050°C (nitrogen atmosphere) for about 10 seconds.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

(Example 1)

[0034] Hereinafter, a semiconductor device according to Example 1 of the present invention will be described with reference to Figures 1 to 3.

[0035] Figure 1 is a cross-sectional view illustrating a semiconductor device 10 according to Example 1, taken along a direction (X-X') which is perpendicular to the longitudinal direction of a gate electrode 104 of the semiconductor device 10.

[0036] The semiconductor device 10 is formed on a semiconductor substrate 100 which generally includes device separation regions 101 and an active region 102.

Specifically, the semiconductor device 10 is an MIS type semiconductor element located chiefly in the active region 102 of the semiconductor substrate 100. The semiconductor device 10 includes the device separation regions 101, the active region 102, a gate oxide film 103, a gate electrode 104, gate electrode lateral wall insulation films 105, and source/drain regions 106.

[0037] The source/drain regions 106 adjoin the respective gate electrode lateral wall insulation films 105. A substantial portion of each source/drain region 106 is located above the active region surface A-A', which marks an interface between the gate insulation film 103 and the active region 102.

[0038] Specifically, each source/drain region 106 is shaped so that the distance h, from the active region surface A-A' to the surface of the source/drain region 106 in a cross section taken along the direction (X-X') perpendicular to the longitudinal direction of the gate electrode 104, increases toward the gate electrode 104 and decreases toward the device separation region 101.

[0039] A boundary (C-C') between the active region 102 and the device separation region 101 comes between (along the direction (X-X') perpendicular to the longitudinal direction of the gate electrode 104) the lateral wall of the gate electrode 104 and the farther end of the source/drain region 106 (B-B').

[0040] In other words, the gate electrode 104 (which is electrically insulated from the active region 102) and the source/drain regions 106 are formed so as to cover both the active region 102 and a portion of the device separation regions 101 in such a manner as to conceal any stagger between the device separation regions 101 and the active region 102.

[0041] As a result, the problem of low yield, which would arise due to vertical stagger or protrusion of the gates of conventional semiconductor devices, is substantially eliminated. For example, it is relatively easy to provide a substantially flat interlayer insulation film in accordance with the semiconductor device 10. Since any stagger between the device separation regions 101 and the active region 102 is covered by the source/drain regions 106, reflection of light is prevented in such staggered portions, thereby facilitating lithography.

[0042] The height h of the source/drain regions 106 as measured from the active region surface A-A' to the exposed surface of the source/drain regions 106 becomes larger toward the gate electrode 104. As a result, after performing an ion implantation for doping an impurity into the source/drain regions 106, the resultant source/drain region 106 has a depth h' (as measured from the active region surface A-A') which gradually decreases toward the gate electrode 104. Consequently, the so-called short channel effects, which would become problematic typically when constructing a downsized semiconductor device, can be effectively prevented. Specifically, the depth h' is defined as the depth of the source/drain regions 106 as measured

from the active region surface A-A' down to the junction between the source/drain regions 106 and the semiconductor substrate 100 (which, in the case of usual CMOS devices, corresponds to a well region having the opposite conductivity type to that of the source/drain regions 106).

[0043] Figure 2 is a diagram illustrating the flow of a current in a cross section of the semiconductor device 10 according to Example 1, taken along the direction (X-X') perpendicular to the longitudinal direction of the gate electrode 104.

[0044] As shown in Figure 2, a portion of each contact hole 107 for coupling the surface of each source/drain region 106 to upper wiring (not shown) is present on the surface of the source/drain region 106. Although only the outer contours of the contact holes 107 are shown in Figure 2, it is assumed that the contact holes 107 are filled with a portion of the upper wiring and the like.

[0045] Referring back to Figure 1, in the semiconductor device 10, each source/drain region 106 has a surface area which is larger than the area which is occupied by the source/drain region 106 on the active region surface A-A'. Consequently, the semiconductor device 10 has a smaller contact resistance between the source/drain region 106 and the upper wiring than that of a conventional semiconductor device. In other words, for the same contact hole 107 diameter, the semiconductor device 10 can provide a reduced contact resistance between the source/drain region 106 and any upper wiring.

[0046] In the case where the semiconductor device 10 is designed to have the same contact resistance as that of a conventional semiconductor device, the area occupied by the semiconductor device 10, in particular the area occupied by the source/drain regions 106, can be made smaller than that of a conventional semiconductor device. In other words, the junction area between each source/drain region 106 and the semiconductor substrate 100 can be reduced without increasing the contact resistance, thereby effectively reducing the junction capacitance.

[0047] Thus, in accordance with the semiconductor device 10, the occupied area, the parasitic capacitance (junction capacitance), and the parasitic resistance can be reduced without increasing the contact resistance. As a result, a very large transconductance can be obtained.

[0048] Hereinafter, the flow of a current in the semiconductor device 10 will be described. It is assumed that each contact hole 107 is filled with a metal for connecting the upper wiring to the respective source/drain region 106.

[0049] According to the present invention, the proportion of a high-resistance region D in the flow path of the current is very small, so that the parasitic resistance of the source/drain regions 106 is reduced as compared to that of a conventional semiconductor device. Furthermore, the current path becomes broader toward the

contacts disposed in the contact holes 107 (i.e., away from the vicinity of the channel region 110), thereby further reducing the parasitic resistance. As a result, the current driving performance of the semiconductor device 10 is enhanced, and the transconductance is improved.

[0050] Figure 3 is a cross-sectional view of the semiconductor device 10, schematically illustrating its parasitic resistance. Figure 4 is a cross-sectional view of a conventional semiconductor device, schematically illustrating its parasitic resistance. In Figures 3 and 4, R_{cont} denotes contact resistance; R_{sd} denotes source/drain resistance; and R_{ej} denotes the spreading resistance of an extended junction (so-called extension).

[0051] In accordance with the semiconductor device 10 (Figure 3), the distance to the channel from the plane at which contact holes 107 come in contact with each source/drain region 106 is much smaller than that in the conventional semiconductor device (Figure 4). As a result, the source/drain resistance of the semiconductor device 10 is smaller than that of the conventional semiconductor device.

(Example 2)

[0052] Hereinafter, a semiconductor device 20 according to Example 2 of the present invention will be described with reference to Figure 5.

[0053] Figure 5 is a cross-sectional view illustrating the semiconductor device 20 according to Example 2, taken along a direction (X-X') which is perpendicular to the longitudinal direction of a gate electrode 204 of the semiconductor device 20.

[0054] The semiconductor device 20 includes device separation regions 201, an active region 202, a gate oxide film 203, a gate electrode 204, gate electrode lateral wall insulation films 205, source/drain regions 206, and contact holes 207. The surface of each source/drain region 206 exhibits a curved profile in a cross section taken along the direction (X-X') perpendicular to the longitudinal direction of the gate electrode 204. As a result, the source/drain regions 206 of the semiconductor device 20 have a larger surface area than that of the source/drain regions 106 of the semiconductor device 10 even if the source/drain regions 206 and the source/drain regions 106 occupy the same area on the substrate. Thus, the semiconductor device 20 allows for an increased connecting area between the source/drain regions and the upper wiring in the contact holes 207.

[0055] The methods for producing the semiconductor device 20 will be described later in Examples 3 and 4.

[0056] As described in Examples 3 and 4, by etching back polycrystalline silicon to form source/drain regions 206 which are stacked above the channel region, source/drain regions 206' having a rugged surface can be formed due to the grains in the polycrystalline silicon, as shown in Figure 6, thereby providing a further

increased surface area.

(Example 3)

[0057] Hereinafter, a method for producing the semiconductor device according to Example 3 of the present invention will be described with reference to Figures 7 and 8A to 8G.

[0058] Figure 7 is a cross-sectional view illustrating the semiconductor to be produced according to Example 3 at one manufacturing step thereof. The semiconductor device shown in Figure 7 includes a semiconductor substrate 301, device separation regions 302, a gate oxide film 303, a gate electrode 304, gate electrode lateral wall insulation films 305, a silicon oxide film 306, and polycrystalline silicon films 308 to become source/drain regions. In the present example, the inventive semiconductor device is produced by employing a so-called "salicide" process in which a silicide film is formed over a gate electrode, a source region, and a drain region in a self-aligned manner.

[0059] In Figure 7, the gate electrode 304 is designed so as to have a gate length which is equal to the minimum processing dimension F of the semiconductor device. The distance a between the gate electrode 304 and each device separation region 302 is prescribed so that $a > b + c$, where b represents the thickness of each gate electrode lateral wall insulation film 305 and c represents an alignment margin for aligning the gate electrode 304 with respect to the device separation region 302. In general, the margin c substantially equals $F/3$.

[0060] The area on the semiconductor substrate surface that is occupied by each source/drain region can be calculated as a product of the value $a - (b + c)$ multiplied by the gate width of the transistor. Basically, the width $a - (b + c)$ must be large enough to allow an impurity serving as a donor or an acceptor to be diffused from the stacked region, and should be minimized for a reduced junction capacitance unless the parasitic resistance is greatly increased.

[0061] Specifically, the semiconductor device in Figure 7 is designed by the following rule: $F = 0.24 \mu\text{m}$. The respective dimension parameters are prescribed as follows: $a = \text{about } 0.16 \mu\text{m}$; $b = \text{about } 0.05 \mu\text{m}$; and $c = \text{about } \pm 0.08 \mu\text{m}$.

[0062] Figures 8A to 8G show respective steps of a process of manufacturing a semiconductor device.

[0063] By using a known method, device separation regions 302, a gate oxide film 303, a gate electrode 304, and gate electrode lateral wall insulation films 305 are formed on a semiconductor substrate 301, or a well region provided therein (Figure 8A). A silicon oxide film 306 is formed on the gate electrode 304, which in itself is composed of a polycrystalline silicon film. The gate electrode lateral wall insulation films 305 can be composed of silicon oxide and silicon nitride films. Each gate electrode lateral wall insulation film 305 may be

composed of a single layer, as illustrated in Figure 8A, etc.

[0064] As shown in Figure 8B, a polycrystalline silicon film 307 is deposited by a chemical vapor deposition (CVD) method. It is important that the polycrystalline silicon film 307 be deposited without any substantial spontaneous oxidation formed at an interface between the surface of an active region of the semiconductor substrate 301 and the deposited polycrystalline silicon film 307. The reason is that, when an impurity which has been introduced in the polycrystalline silicon film 307 to serve as a donor or an acceptor is diffused into the semiconductor substrate 301 through thermal diffusion, any oxidation film that is present at the interface between the active region surface of the semiconductor substrate 301 and the polycrystalline silicon film 307 would act as a diffusion barrier to hinder uniform impurity diffusion (resulting in non-uniform source/drain junction depths), and this would result in unwanted variation in the transistor characteristics.

[0065] In order to substantially prevent a spontaneous oxidation film from being formed at an interface between the active region surface and the polycrystalline silicon film 307, the polycrystalline silicon film 307 can be deposited in the semiconductor device shown in Figure 8A by employing the following method.

[0066] According to the present example, a low-pressure CVD (LPCVD) apparatus which includes a preliminary evacuation chamber, a nitrogen purge chamber whose dew point is always maintained at about -100 °C, and a deposition furnace, is employed to deposit a polycrystalline silicon film without allowing any spontaneous oxidation film to form at an interface between the active region surface of the semiconductor substrate and the polycrystalline silicon film to be deposited.

[0067] Specifically, the semiconductor substrate 301 (Figure 8A) is washed with a fluorine type solution immediately before depositing the polycrystalline silicon film 307. After removing the spontaneous oxidation film, the semiconductor substrate 301 is conveyed into the preliminary evacuation chamber. The preliminary evacuation chamber is subjected to a vacuum evacuation to remove the atmosphere which existed during the conveyance, and thereafter the semiconductor substrate is conveyed into the nitrogen purge chamber, whose atmosphere has been replaced by a nitrogen atmosphere with a dew point which is always maintained at about -100°C.

[0068] The nitrogen purge chamber is employed to effect a nitrogen purge in order to substantially completely eliminate the water molecules which have been adsorbed on the wafer surface. The inventors of the present invention have confirmed through experimentation that the water molecules adsorbed on the wafer surface, which cannot be eliminated within a vacuum, can be substantially completely eliminated through nitrogen purge.

[0069] In a conventional LPCVD apparatus, the wafer

would be conveyed into the deposition furnace with the aforementioned water molecules being still adsorbed on the wafer surface. The deposition of a polycrystalline silicon film is conventionally performed at a temperature in the range of about 550°C to about 700°C. When the wafer is brought into such a high-temperature deposition furnace, the oxygen component of the adsorbed water molecules reacts with the silicon wafer, whereby a spontaneous oxidation film may form on the silicon wafer surface before the deposition of the polycrystalline silicon film. Thus, a spontaneous oxidation film may be formed at an interface between the active region surface of the semiconductor substrate and the deposited polycrystalline silicon film.

[0070] In contrast, in accordance with the LPCVD apparatus of the present example, the semiconductor substrate is conveyed into the nitrogen purge chamber whose dew point is always maintained at about -100°C so as to substantially completely eliminate the adsorbed water molecules, before the semiconductor substrate is conveyed into the deposition furnace. As a result, the polycrystalline silicon film 307 can be formed without allowing a spontaneous oxidation film to form.

[0071] Then, in the next step, the polycrystalline silicon film 307 is subjected to an anisotropic etch-back process as to leave a polycrystalline silicon film 308 in the fashion of a pair of side walls adjoining the gate electrode lateral wall insulation films 305, as shown in Figure 8C.

[0072] It should be noted that the ends of the polycrystalline silicon film side walls resulting after the anisotropic etch-back process must at least partially overlap the respective device separation regions 302.

[0073] If the distance a is prescribed so as to be longer than the width d of the polycrystalline silicon film side walls as shown in Figure 9, the silicon substrate 301 may be eroded by the anisotropic etch-back process. Thus, the silicon semiconductor substrate 301 may be damaged so that the junction leak current may increase and the short-channel effects may be aggravated due to a deepened junction.

[0074] The width d of the polycrystalline silicon film side walls is determined by the protrusion of the gate electrode 304 (i.e., its height including the silicon oxide film 306 formed on the gate polycrystalline silicon film 304) and the thickness of the deposited gate polycrystalline silicon film 307. Specifically, the width d of the polycrystalline silicon film side walls must satisfy $d > a + c$. In the present example, it is assumed that a = about 0.16 μm ; c (alignment margin between the gate electrode 304 and each device separation region 302) = about $\pm 0.08 \mu\text{m}$; and d (width of the polycrystalline silicon film side walls) = 0.3 μm . Furthermore, the protrusion of the gate electrode 304 is prescribed as about 300 nm to about 400 nm, and the thickness of the deposited gate polycrystalline silicon film 307 is prescribed as about 400 nm to about 500 nm.

[0075] The various parameter values are a mere

exemplification of the $F = 0.24 \mu\text{m}$ rule. It will be appreciated that the present invention can also be realized by employing other parameter values which satisfy $a > b + c$ and $d > a + c$.

[0076] Furthermore, in order to reduce the gate lateral wall capacitance, it is necessary to minimize the projection of the gate electrode while satisfying $d > a + c$.

[0077] The polycrystalline silicon film 307 is etched back in the above-described manner. The etch-back process is performed by employing a helicon-type RIE apparatus with a gaseous mixture of chlorine and oxygen under a pressure of about 0.3 pa. An endpoint detection device (EPD) is preferably employed so as to ensure that the polycrystalline silicon film 307 is over-etched by about 10% to about 30%.

[0078] Merely performing an etch-back process leaves the polycrystalline silicon film 308 around the gate electrode 304 with the gate electrode lateral wall insulation films 305 interposed therebetween, as shown in Figure 10.

[0079] Now, in order to utilize the polycrystalline silicon film as stacked source/drain regions, it is necessary to separate the source/drain regions as shown in Figure 11.

[0080] In the present example, regions other than the regions to be removed are covered with a resist mask, and a dry etching is performed to define the source/drain regions.

[0081] The etching may be performed so as to allow a degree of side etching to ensure that the source/drain regions are securely separated even in the case where the gate electrode lateral walls are not substantially perpendicular with respect to the substrate surface (i.e., the gate section has a larger upper portion than its lower portion). Such etching is preferable because, if the gate section has a larger upper portion than its lower portion, the gate section may serve as a mask to prevent the portion of the polycrystalline silicon film 308 that is present around the gate electrode and which needs to be removed from being sufficiently etched away. Such etching to allow a degree of side etching is performed by employing a helicon-type RIE apparatus with a gaseous mixture of hydrogen bromide and oxygen under a pressure of about 0.4 pa.

[0082] After the silicon oxide film 306 above the gate electrode polycrystalline silicon film 304 is etched away, impurity ions are implanted so as to form source/drain regions. According to the present example, as shown in Figure 8D, doping for the gate electrode 304' and the doping for the source/drain regions 308' are effected simultaneously.

[0083] Hereinafter, exemplary ion implantation conditions according to the present example will be described.

[0084] For example, the thickness f of the gate polycrystalline silicon film may be about 200 nm to about 250 nm, and the largest height g (Figure 7) of the stacked regions, near the gate electrode, may be about

200 nm to about 300 nm. In the case of ion implantation for an n-channel transistor, phosphorous ions are implanted with an energy of about 20 keV to about 80 keV in a dose of about 1×10^{15} to about $1 \times 10^{16}/\text{cm}^2$. In the case of ion implantation for a p-channel transistor, boron ions are implanted with an energy of about 10 keV to about 40 keV in a dose of about 1×10^{15} to about $1 \times 10^{16}/\text{cm}^2$.

[0085] In order to prevent penetration through the gate oxide film due to channeling and to control the diffusion within the polycrystalline silicon film, the ion implantation may be performed by beginning with a previous implantation of about $5 \times 10^{14}/\text{cm}^2$ to about $5 \times 10^{15}/\text{cm}^2$ silicon ions and making an amorphous semiconductor. In this case, the grain boundaries in the polycrystalline silicon are destroyed to some extent. Therefore, it is necessary to select amorphous conditions which are suitable for the respective impurity ion species when forming a CMOS.

[0086] Next, after ion implantation, the semiconductor substrate into which ions have been implanted is subjected to a heat treatment at about 800°C to about 950°C for about 10 to about 120 minutes. Alternatively, the semiconductor substrate into which the ions have been implanted is subjected to a rapid thermal annealing (RTA) at about 950°C to about 1100°C for about 10 to about 60 seconds. As a result, the implanted impurity is activated and diffused into the silicon substrate. The heat treatment needs to be performed so as to cause the impurity to thermally diffuse deep enough to prevent the source/drain regions from being located offset with respect to the gate electrode. Specifically, the impurity needs to be diffused over a lateral distance that corresponds to the thickness of each gate electrode lateral wall insulation film. In order to enhance the transistor characteristics (i.e., so as to prevent short-channel effects and improve the driving current), it is necessary to minimize the junction depth while ensuring that the source/drain regions are not offset with respect to the gate electrode.

[0087] Hereinafter, the thermal diffusion of impurities will be described with respect to Figures 12 to 14.

[0088] Figure 12 is a diagram illustrating the directions in which an impurity is diffused out of a polycrystalline silicon film to become source/drain regions, into which an impurity has been implanted. As shown in Figure 12, the impurity is diffused not only in the lower directions but also in the lateral directions (e.g., toward the left of point A).

[0089] When effecting thermal diffusion of the impurity, it is preferable to allow the impurity to diffuse deep enough to prevent any offset in the lateral direction, as shown in Figure 13. Preferably, the diffusion is effected so that the junction depth is equal to or greater than about 0.8 times the thickness of the gate electrode lateral wall insulation films; even in its deepest region (i.e., near the device separation regions), the junction depth is preferably about 2 times the thickness of the gate

electrode lateral wall insulation films. Figure 14 illustrates an impurity diffused layer having an offset with respect to the gate electrode. The driving current of a device having such an offset is greatly deteriorated.

[0090] Hereinafter, exemplary conditions for preventing or minimizing such an offset will be described.

[0091] When allowing the impurity to diffuse deep enough to prevent any offset in the lateral direction, the diffusion depth in the lower direction is uniquely defined. Therefore, in order to improve the transistor characteristics, it is necessary to reduce the thickness of the gate electrode lateral wall insulation films while ensuring that the increase in the gate electrode lateral wall capacitance does not cause a substantial increase in the overall load capacitance. In the present example, the thickness (denoted as b in Figure 7) of each gate electrode lateral wall insulation film is prescribed as about $0.05\ \mu\text{m}$, as mentioned above.

[0092] Now, specific data concerning the short-channel effects and a heat treatment according to the present example will be described with reference to Figures 23 to 26.

[0093] Figure 23 illustrates such data concerning N-channel transistors which were produced by implanting phosphorous ions (as an impurity for forming the source/drain regions) with an implantation energy of about $50\ \text{keV}$ in a dose amount of about $5 \times 10^{15}/\text{cm}^2$, and performing a heat treatment under the conditions of about 800°C (nitrogen atmosphere) for about 120 minutes; about 850°C (nitrogen atmosphere) for about 30 minutes; about 900°C (nitrogen atmosphere) for about 10 minutes; or about 850°C (oxygen atmosphere) for about 30 minutes.

[0094] Figure 24 illustrates such data concerning N-channel transistors which were produced by implanting phosphorous ions (as an impurity for forming the source/drain regions) with an implantation energy of about $50\ \text{keV}$ in a dose amount of about $5 \times 10^{15}/\text{cm}^2$ or about $1 \times 10^{16}/\text{cm}^2$, followed by a rapid thermal annealing (RTA) at about 1050°C (nitrogen atmosphere) for about 10 seconds.

[0095] Figure 25 illustrates such data concerning P-channel transistors which were produced by implanting boron ions (as an impurity for forming the source/drain regions) with an implantation energy of about $15\ \text{keV}$ in a dose amount of about $5 \times 10^{15}/\text{cm}^2$, and performing a heat treatment under the conditions of about 800°C (nitrogen atmosphere) for about 120 minutes; about 850°C (nitrogen atmosphere) for about 30 minutes; about 900°C (nitrogen atmosphere) for about 10 minutes; or about 850°C (oxygen atmosphere) for about 30 minutes.

[0096] Figure 26 illustrates such data concerning P-channel transistors which were produced by implanting boron ions (as an impurity for forming the source/drain regions) with an implantation energy of about $15\ \text{keV}$ in a dose amount of about $5 \times 10^{15}/\text{cm}^2$ or about $1 \times 10^{16}/\text{cm}^2$, followed by an RTA at about 1050°C (nitrogen

atmosphere) for about 10 seconds.

[0097] The experimental results shown in Figures 23 to 26 are all directed to gate electrode lateral wall insulation films having a thickness of $0.05\ \mu\text{m}$. As seen from these results, when producing N-channel transistors (where $L = \text{about } 0.24\ \mu\text{m}$) by implanting phosphorous ions with an implantation energy of about $50\ \text{keV}$ in a dose amount of about $5 \times 10^{15}/\text{cm}^2$, an optimum heat treatment can be performed under the conditions of about 850°C (nitrogen or oxygen atmosphere) for about 30 minutes to about 900°C (nitrogen atmosphere) for about 10 minutes. It is seen from Figure 23 that it is insufficient to perform a heat treatment at about 800°C (nitrogen atmosphere) for about 120 minutes, which would result in offset transistors. When the dose amount is increased from about $5 \times 10^{15}/\text{cm}^2$ to about $1 \times 10^{16}/\text{cm}^2$, the enhanced diffusion of the highly-concentrated impurity produced excellent results with an RTA at about 1050°C (nitrogen atmosphere) for about 10 seconds. It can also be seen that, for a dose amount of $5 \times 10^{15}/\text{cm}^2$, performing an RTA at about 1050°C (nitrogen atmosphere) for about 10 seconds is insufficient and therefore results in the formation of offset transistors.

[0098] When producing P-channel transistors (where $L = \text{about } 0.24\ \mu\text{m}$) by implanting boron ions with an implantation energy of about $15\ \text{keV}$ in a dose amount of about $5 \times 10^{15}/\text{cm}^2$, an optimum heat treatment can be performed under the conditions of about 850°C (nitrogen atmosphere) for about 30 minutes to about 900°C (nitrogen atmosphere) for about 10 minutes. It is seen from Figure 25 that it is insufficient to perform a heat treatment at about 800°C (nitrogen atmosphere) for about 120 minutes or at about 850°C (oxygen atmosphere) for about 30 minutes, which would result in offset transistors. When the dose amount is increased from about $5 \times 10^{15}/\text{cm}^2$ to about $1 \times 10^{16}/\text{cm}^2$, the diffusion is still insufficient for boron ions, thereby resulting in the formation of offset transistors as seen from Figure 26.

[0099] As described above, it has been found that, in the case of transistors incorporating gate electrode lateral wall insulation films having a thickness of $0.05\ \mu\text{m}$, for either N-channel type or P-channel type transistors, an optimum heat treatment can be performed under the conditions of about 850°C (nitrogen atmosphere) for about 30 minutes to about 900°C (nitrogen atmosphere) for about 10 minutes in order to effect impurity diffusion through a single heat treatment.

[0100] The present example is a mere illustration of exemplary parameter values satisfying conditions $a > b + c$ and $d > a + c$ that were available to the inventors under the $F = 0.24\ \mu\text{m}$ rule, and by no means is restrictive of the scope of the invention. For example, the respective values of a , b , c , and d will be different under the smaller $F = 0.1\ \mu\text{m}$ rule. For that matter, a , b , c , and d may take different values that satisfy the conditions $a > b + c$ and $d > a + c$ under the $F = 0.24\ \mu\text{m}$ rule. In this connection, the values of the thickness f of

the gate electrode lateral wall insulation film and the maximum height *g* of the source/drain regions near the gate electrode may vary in accordance with the values of *a*, *b*, *c*, and *d*, and are by no means restricted to the values disclosed in the present example. The ion species to be implanted, implantation energy, dose amount, and heat treatment conditions should be optimized in accordance with the specific values of *a*, *b*, *c*, *d*, *f*, and *g*. Since the doping of the gate electrode and the formation of the source/drain regions according to the present example are achieved by simultaneous implantation, care should be taken in performing such ion implantation and heat treatment as to the following points. Namely, it is essential to achieve the aforementioned transistor characteristics (prevention of short-channel effects and improvement in the driving current) while satisfying the conditions for preventing depletion of the gate electrode in the vicinity of the gate insulation film and preventing penetration of the impurity into the channel region (which is naturally subject to the thickness *f* of the polycrystalline silicon film). It would seem very difficult to obtain optimum conditions because of the manner in which the respective parameters interact with one another. However, the present invention successfully achieves very large processing condition margins by prescribing a diffusion coefficient of the stacked layers at a relative large value as compared to the diffusion coefficient of the silicon substrate (monocrystalline silicon). In other words, by first prescribing the values of *a*, *b*, *c*, and *d* so as to improve the driving current and prevent the short-channel effects while minimizing the area occupied by the device without making it impossible to process the device, some margins can be allowed for process conditions such as the *f* value, the *g* value, ion implantation, and the heat treatment.

[0101] Hereinafter, the reason why the present example is superior to methods which form stacked diffusion layers from an epitaxial silicon film will be described.

[0102] As described above, in accordance with the structure of the present invention (as well as the conventional structure including stacked diffusion layers formed of an epitaxial silicon film) where an impurity is diffused by a solid phase diffusion method from a stacked layer to form a shallow source/drain junction, the conditions for performing the ion implantation, heat treatment, and the like may vary depending on the height of the gate electrode, the height of the stacked regions, the thickness of the gate electrode lateral wall insulation films, etc. In accordance with the present example where the stacked layers are formed of a polycrystalline silicon film, the diffusion coefficient of the impurity can be increased so as to be about 10 to 100 times as large as that of silicon monocrystalline film (note that the diffusion coefficient increases as the grain size of the polycrystalline silicon film decreases). In other words, a large margin can be allowed for the ion implantation and heat treatment.

[0103] However, in a conventional example where

stacked layers are formed of epitaxial silicon films, the diffusion coefficient of the gate polycrystalline silicon film greatly differs from that of the stacked layers. Therefore, it is impossible in accordance with such conventional techniques to prescribe conditions for achieving the aforementioned transistor characteristics (prevention of short-channel effects and improvement in the driving current) while satisfying conditions for preventing the depletion of the gate electrode in the vicinity of the gate insulation film and penetration of the impurity into the channel region.

[0104] In other words, the impurity diffusion within the gate polycrystalline silicon film occurs more readily than the impurity diffusion within the stacked layers and the semiconductor monocrystalline substrate. Accordingly, if diffusion is effected under conditions for preventing an offset configuration of the transistor, then boron ions will penetrate through the gate oxidation film. On the other hand, if diffusion is effected under conditions for preventing the penetration of boron ions, then the resultant transistor will have an offset configuration.

[0105] Even in the case where simultaneous doping for the gate electrode is not performed, the technique of forming source/drain regions by diffusing an impurity from a polycrystalline silicon film into a monocrystalline silicon (i.e., the semiconductor substrate) through thermal diffusion provides the following advantages: the impurity diffuses quite rapidly to the interface between the active region surface of the semiconductor substrate and the deposited polycrystalline silicon film due to the large difference in the diffusion coefficients thereof.

[0106] On the other hand, the diffusion from the interface into the silicon substrate proceeds slowly due to the small difference in the diffusion coefficients thereof. As a result, the variation in the height of the stacked layers and the variation in the projected range (*R_p*) during impurity ion implantation can be minimized, thereby realizing a uniform source/drain region junction depth.

[0107] On the other hand, in the case where a monocrystalline epitaxial silicon film is grown in the active region, the diffusion coefficient of the impurity within stacked monocrystalline epitaxial silicon and the diffusion coefficient within the semiconductor substrate are substantially equal, so that the variation in the height of the stacked layers and the variation in *R_p* during impurity ion implantation result in variation in the source/drain region junction depth and hence variation in the transistor characteristics.

[0108] In the case where simultaneous doping for the gate electrode is not performed, a method described in Example 4 (described later) or a method of employing phosphorous diffusion for doping with an impurity of the same conductivity type for all of the gates can be used, for example. It will be appreciated that the resultant P-channel transistor in the latter case will be a buried channel type transistor.

[0109] According to the present invention, there is also an advantage in that the active region is not sus-

ceptible to damage because the ion implantation is not directly performed for the active region.

[0110] As shown in Figure 8E, a refractory metal silicide film 309 is selectively formed above the source, drain, and gate electrodes by using a well-known silicide process. Although the present example contemplates titanium as the refractory metal film, there is no limitation as to the kind of refractory metal. For example, Co, Ni, Pt, or the like may be used as the refractory metal. In the present example, the entire upper surface of the source, drain, and gate electrodes is converted into a silicide.

[0111] Then, as shown in Figure 8F, an interlayer insulation film 310 is formed by a well-known method.

[0112] Next, as shown in Figure 8G, a contact hole 311 is formed in a predetermined position in the interlayer insulation film 310, and thereafter upper wiring 312 is formed. In the present example, each contact hole 311 only needs to at least partially overlap a corresponding source/drain region as shown in Figure 8G. By employing such a configuration, the area occupied by the device can be greatly reduced.

[0113] Since source/drain regions each having a relatively large surface area as compared to the area which they occupy are formed so as to be stacked above the channel region in accordance with the present example, a large contact area is secured between the contact holes 311 and the source/drain regions even if each contact hole 311 only partially overlaps the corresponding source/drain region. As a result, the contact resistance is prevented from increasing while reducing the junction area of the source/drain regions.

[0114] Figure 15 is a plan view of a conventional semiconductor substrate. The transistor device shown in Figure 15 has a gate length L (note that the gate length L usually equals the minimum processing dimension F) and a gate width W . Conventionally, a margin of about $2.5L$ to $3L$ is required between a gate electrode and a device separation region: this margin is a sum of a width o of the contact hole aperture, an alignment margin p (for preventing short-circuiting between upper wiring in the contact hole and the gate electrode) and an alignment margin q (for preventing short-circuiting between the contact and the semiconductor substrate or well region). Thus, the active region of the transistor shown in Figure 15 occupies an area in the range from $(2.5L \times 2 + L) \times W$ to $(3L \times 2 + L) \times W$, i.e., $6LW$ to $7LW$.

[0115] Figure 16 is a plan view showing a semiconductor substrate produced in accordance with the present example. The margin between the gate electrode and the device separation region in Figure 16 only needs to be about $2/3L$. (In Figure 7, $a = 0.16 \mu\text{m}$ assuming that $F = 0.24 \mu\text{m}$). The area occupied by the active region according to the present example is $(2/3 L \times 2 + L) \times W = 7/3 LW$. Thus, the area occupied by the active region according to the present example is about $7/18$ to $1/3$ times smaller than the area occupied by the

active region in the conventional structure shown in Figure 15 per device.

[0116] Moreover, the junction parasitic capacitance according to the present example can be reduced to about $4/15$ to $2/9$ times that of the conventional device shown in Figure 15. However, the area which is occupied by an LSI that is produced in accordance with the present example may not be reduced to $7/18$ to $1/3$ times that of a conventional LSI because of wiring pitch constraints, contact pitch constraints, and other constraints which the entire LSI will be subject to.

(Example 4)

[0117] Hereinafter, a method for producing a semiconductor device according to Example 4 of the present invention will be described.

[0118] Figures 17A to 17G show respective steps of a process of manufacturing a semiconductor device according to the present example. The gate electrode according to the present example is formed of a refractory metal, a polycrystalline silicon film, or the like.

[0119] As shown in Figure 17A, a known method is employed to form device separation regions 402, a gate oxide film 403, a gate electrode 404, and gate electrode lateral wall insulation films 405 on a semiconductor substrate 401, or a well region provided therein. The gate electrode 404 is formed so as to have a three-layer structure including a titanium nitride film 4042 interposed between a polycrystalline silicon film 4041 and a tungsten film 4043.

[0120] The titanium nitride film 4042 is employed so as to prevent the polycrystalline silicon film 4041 and the tungsten film 4043 from reacting with each other in a subsequent heat treatment. If the polycrystalline silicon film 4041 and the tungsten film 4043 react with each other, a tungsten silicide film is formed, thereby increasing the resistance of the gate electrode 404.

[0121] The polycrystalline silicon film 4041 in the gate electrode 404 is previously doped with boron ions in the case of a P-channel transistor, and phosphorous ions in the case of an N-channel transistor.

[0122] On the gate electrode 404, an insulation film 406 is formed which is composed essentially of a silicon oxide film or a silicon nitride film. Each of the gate electrode lateral wall insulation films 405 formed on the sides of gate electrode 404 is composed essentially of a two-layer film including a silicon oxide film and a silicon nitride film.

[0123] The semiconductor device according to the present example is designed by using an $F = 0.18 \mu\text{m}$ rule. The respective dimension parameters are prescribed as follows: $a = \text{about } 0.12 \mu\text{m}$; $b = \text{about } 0.03 \mu\text{m}$; $c = \text{about } \pm 0.06 \mu\text{m}$; and $d = \text{about } 0.25 \mu\text{m}$, where a represents the distance from the gate electrode 404 to each device separation region 402; b represents the thickness of each gate electrode lateral wall insulation film; c represents an alignment margin for aligning the

gate electrode 404 with respect to each device separation region 402; and d represents the width of each side wall (Figure 17C). By using the aforementioned values for parameters a to d , the height of the gate electrode 404 including the insulation film 406 thereon is about 200 to about 300 nm.

[0124] As in Example 3, the polycrystalline silicon film 407 is deposited by a chemical vapor deposition (CVD) method (Figure 17B). In the present example, it is assumed that the polycrystalline silicon film 407 is deposited to a thickness of about 300 to about 400 nm.

[0125] The polycrystalline silicon film 407 is etched back (Figure 17C) under the same etching back conditions as in Example 3. Merely performing an etch-back process leaves the polycrystalline silicon film 408 around the gate electrode 404 with the gate electrode lateral wall insulation films 405 interposed therebetween. Now, in order to utilize the polycrystalline silicon film 408 as stacked source/drain regions, it is necessary to separate the source/drain regions. In the present example, the etching may be performed so as to allow a degree of side etching to ensure that the source/drain regions are securely separated even in the case where the gate electrode lateral walls are not substantially perpendicular with respect to the substrate surface.

[0126] As shown in Figure 17D, impurity ions are implanted to form the source/drain regions. According to the present example, unlike in Example 3, only the doping for the regions to become the source/drain regions is performed when forming the source/drain regions. Otherwise the same implantation conditions, heat treatment conditions, and the like as in Example 3 are employed.

[0127] As shown in Figure 17E, a refractory metal silicide film 409 is selectively formed above the source/drain regions by using a well-known salicide process. Although the present example contemplates titanium as the refractory metal film, there is no limitation as to the kind of refractory metal. For example, Co, Ni, Pt, or the like may be used as the refractory metal.

[0128] In the present example, the gate electrode 404 is formed of tungsten which has a lower resistance than that of a metal silicide film, and a silicon oxide film or a silicon nitride film is present above the gate electrode 404. Accordingly, only the surface of the source/drain regions is converted into a silicide.

[0129] Then, as shown in Figure 17F, an interlayer insulation film 410 is formed by a well-known method.

[0130] Next, as shown in Figure 17G, a contact hole 411 is formed in a predetermined position in the interlayer insulation film 410, and thereafter upper wiring 412 is formed on the interlayer insulation film 410 and/or in the contact hole 411. In the present example, each contact hole 411 only needs to at least partially overlap a corresponding source/drain region as shown in Figure 17G. By employing such a configuration, the area occupied by the device can be greatly reduced.

[0131] According to the present example, the insula-

tion film 406 is present on the gate electrode 404. Therefore, even if the contact hole 411 partially overlaps the gate electrode 404, the source/drain region is prevented from being short-circuited with the gate electrode 404 via the conductor disposed in the contact hole 411. As a result, the present example can provide more designing flexibility with respect to the locations of the contact holes than does Example 3.

[0132] As a result, it is unnecessary to provide any margin (including alignment margins) for preventing short-circuiting between the upper wiring in the contact hole 411 and the gate electrode 404 according to the present example. Specifically, different materials may be employed for the interlayer insulation film 410 and the insulation film 406 on the gate electrode 404, and an etching process which provides an etching selection ratio between the material of the interlayer insulation film 410 and the material of the insulation film 406 on the gate electrode 404 may be employed to etch the interlayer insulation film 410 to create the contact hole 411.

[0133] For example, in the case where the insulation film 406 on the gate electrode 404 is a silicon nitride film and the interlayer insulation film 410 is a silicate glass or the like containing boron and phosphorous, an etching selection ratio from 1:10 to over 1:100 can be provided for the silicon nitride film 406 and the silicate glass film 410 containing boron and phosphorous by employing a fluorocarbon type gas. By forming the contact hole 411 through such etching, the gate electrode 404 can be prevented from being exposed.

[0134] The selection ratio consideration for the aforementioned contact hole etching also applies to the relationship between the device separation regions and the interlayer insulation film.

[0135] Specifically, the contact holes 411 are partially in contact with the device separation regions in Example 3 and the present example. If there is no substantial difference between the etching rate of the material for the interlayer insulation film 410 and that of the material for the device separation regions, a recess may be etched into the device separation regions during the contact hole etching. In order to circumvent this problem, it is preferable to employ a material (e.g., silicon nitride film) which provides a certain etching selection ratio relative to the interlayer insulation film 410 for at least the superficial portion of the insulation film composing the device separation regions.

[0136] It is preferable that the grain size of the stacked layers of polycrystalline silicon films according to Example 3 and the present example be sufficiently small relative to the area occupied by the source/drain regions. As described in Example 3, in order to provide large process margins (margins for the impurity ion implantation conditions, heat treatment conditions, etc. for forming the source/drain regions) so as to prevent variation in the transistor characteristics, it is preferable that the diffusion coefficient of the stacked layers of polycrystalline

silicon films with respect to the silicon substrate is sufficiently large (preferably 10 times or more of the diffusion coefficient within monocrystalline silicon).

[0137] The diffusion of a given impurity within a polycrystalline silicon film is more enhanced as more grain boundaries are present in the film. In other words, it is necessary to employ a grain size which is sufficiently small relative to the area occupied by the source/drain regions. The grain size of the polycrystalline silicon film is preferably about 50 nm or less because the margin between the gate electrode and the device separation region is only about 0.16 μm even under the relatively large $F = 0.24 \mu\text{m}$ rule. It is also preferable that the grains are columnar crystals because they would greatly increase the rate of downward diffusion toward the silicon substrate.

[0138] According to Example 3 and the present example, polycrystalline silicon films are used as the material forming the stacked source/drain regions. Other suitable materials include silicon germanium (polycrystalline) films and the like. A single layer amorphous film of silicon or silicon germanium (Si_xGe_y) or a two-layer film of amorphous and polycrystalline materials may be employed to form the stacked source/drain regions. When silicon germanium is used, an improved impurity activation rate is provided as compared to the case of using silicon.

(Example 5)

[0139] Hereinafter, an exemplary configuration of the semiconductor device according to the present invention in which an SOI (silicon on insulator) substrate is employed as a substrate will be described with reference to Figure 18.

[0140] Figure 18 is a cross-sectional view illustrating the semiconductor device according to the present example, taken along a direction (X-X') which is perpendicular to the longitudinal direction of a gate electrode 507 of the semiconductor device.

[0141] The semiconductor device shown in Figure 18 is formed on an SOI substrate 501; an oxide film 502 formed on the SOI substrate 501; an active region 503; a body region 504; device separation regions 505; a gate oxide film 506; a gate electrode 507; a gate electrode lateral wall insulation film 508; source/drain regions 509; refractory metal silicide films 510; an interlayer insulation film 511; and a contact hole 512.

[0142] The surface of each source/drain region 509, i.e., the face in which the contact hole 512 is made for coupling with upper wiring (not shown) and/or which is in contact with the interlayer insulation film 511, exhibits a curved and/or slanted profile as in Examples 1 to 4. Moreover, in accordance with the semiconductor device shown in Figure 18, silicon (polycrystalline silicon film) which is stacked above the channel region is present on the SOI substrate 501. Therefore, in the silicide process, the surface of the silicon film which is stacked

above the channel region reacts with the refractory metal to form a silicide film. As a result, the silicide film is prevented from reaching the oxide film 502 in the SOI substrate 501.

[0143] On the contrary, in a semiconductor device incorporating a conventional SOI substrate, the thickness of the silicon film on the oxide film is generally made extremely small in order to achieve full depletion of the body region. However, a smaller thickness of the silicon film results in a higher resistance of the source/drain regions. This problem would seem to be solvable by converting the source/drain region surface into a silicide and forming a refractory metal silicide film. However, due to the small silicon film thickness, the silicide film would reach the silicon oxide film underlying the silicon film, thereby deteriorating the transistor characteristics.

[0144] As described above, in accordance with the present example, the silicide film is prevented from reaching the oxide film 502 in the SOI substrate 501, so that the deterioration of the transistor characteristics due to silicide formation is prevented.

(Example 6)

[0145] Examples 1 and 5 are indifferent to the relationship between the distance between two adjoining gate electrodes and the side wall width d . In Example 6, a semiconductor device is described with reference to Figures 19A, 19B, 20, and 21, in which the distance between two adjoining gate electrodes is smaller than two times the side wall width d .

[0146] Figure 19A is a cross-sectional view illustrating a semiconductor device in which the distance t between two adjoining gate electrodes is smaller than two times the side wall width d , taken along a direction (X-X') which is perpendicular to the longitudinal direction of gate electrodes of the semiconductor device ($2d > t$).

[0147] Device separation regions are formed on a semiconductor substrate, or a well region provided therein. The device separation regions are formed of a material which withstands silicon etching. Next, a gate oxidation film, gate electrodes 606 and 607, and gate electrode lateral wall insulation films 608 are formed in this order so that the distance between the adjoining gate electrodes 606 and 607 is smaller than two times the width d of each side wall (i.e., the source/drain region 609), i.e., $2d > t$. The distance between the gate electrode and each device separation region along the direction (i.e., the "gate length direction") (X-X') which is perpendicular to the longitudinal direction of the gate electrodes 606 and 607 is denoted as a in Figure 17A.

[0148] Next, a polycrystalline silicon film is deposited by a CVD method so as to be thicker than the distance a . An anisotropic etching is performed until the polycrystalline silicon film above the gate electrode is substantially etched away. The remainders of the polycrystalline silicon film are left on the sides of the

gate electrode lateral wall insulation films 608 in the fashion of side walls. However, as shown in Figure 19A, a region including overlapping source/drain regions is formed between the two adjoining gate electrodes 606 and 607.

[0149] Figure 19B shows an equivalent circuit of the semiconductor structure shown in Figure 19A, where transistors are connected in series. In order to ensure that the respective transistors become independent of each other (i.e., so that the source/drain regions of adjoining transistors are separated into discrete source/drain regions) under the condition $2d > t$ (i.e., so as to reduced the occupied area), a method shown in Figure 20 or 21 can be adopted. For example, as shown in Figure 20, the source/drain regions may be separated by etching or the like. The etching for separating the source/drain regions 610 can be performed concurrently with the etching for eliminating the remainders of the polycrystalline silicon film around the gate electrode lateral wall insulation films as shown in Figure 10, thereby preventing an increase in the number of etching steps.

[0150] Alternatively, a dummy gate electrode may be formed for separation between the source/drain regions, as shown in Figure 21.

[0151] The subsequent steps are similar to those described in Example 3, and the description thereof is omitted.

[0152] Although Examples 1-4 and 6 assume that the substrate of the semiconductor device is a bulk silicon substrate, the substrate is not limited thereto. For example, an SiC substrate or a sapphire substrate can be employed to practice the present invention.

[0153] According to the present example, the surface of each source/drain region exhibits a curved and/or slanted profile in a cross section taken along the direction (X-X') perpendicular to the longitudinal direction of the gate electrodes. As a result, the surface area of each source/drain region of the semiconductor device (relative to the area which is occupied by the source/drain region) can be more effectively increased according to the present example than in conventional structures incorporating source/drain regions having a linear profile.

[0154] By etching back polycrystalline silicon to form source/drain regions stacked above the channel region according to the present example, source/drain regions 206 having a rugged surface can be formed, thereby providing a further increased surface area.

[0155] According to the present invention, it is easy to reduce the junction depth of the source/drain region impurity diffusion layers relative to the channel region of the transistor. As a result, so-called short channel effects can be effectively prevented. Such a shallow junction can be realized without employing an epitaxial growth technique, thereby controlling the short channel effects. Moreover, the diffusion control according to the present invention is easier than in the case of using an

epitaxial growth technique, resulting in smaller variation in the device characteristics. Since the active region is not exposed to the atmosphere after the source/drain regions are formed, the active region is prevented from being damaged and/or contaminated during etching and/or ion implantation.

[0156] In accordance with an embodiment of the invention, when performing a heat treatment for diffusing and activating an impurity, the diffusion occurs very rapidly down to the interface with the semiconductor substrate, but only slowly into the silicon substrate. As a result, the depth of the source/drain regions from the interface with the semiconductor substrate is less likely to be affected by variation in the height of the stacked regions, thereby making it possible to produce a shallow junction with much controllability.

[0157] In accordance with an embodiment of the invention, the grain size of the polycrystalline silicon is about 50 nm or less so that it is possible to minimize the variation in the width of the polycrystalline silicon side walls due to the grains of polycrystalline silicon, and it is also easy to control diffusion, thereby minimizing variation in the device characteristics.

[0158] In accordance with the structure of the invention, the problem of low yield due to vertical protrusions of gate portions during manufacture of semiconductor devices can be relieved. For example, it is easy to flatten the interlayer insulation film. Moreover, in a conventional structure including vertical protrusions of gate portions, the etching rate for an etch stopper layer may undesirably increase at vertical protrusions of gate portions during the contact etching in a self-aligned contact (SAC) process, thereby resulting in contact insufficiency. Such problems are also prevented by the present invention.

[0159] In accordance with an embodiment of the invention, the above-illustrated stacked source/drain regions can be easily obtained simply by prescribing an etching amount to ensure removal of the polycrystalline silicon film above the gate electrode. Since a polycrystalline silicon film is deposited whose thickness is larger than the distance between the gate electrode and each device separation region (i.e., the width of each source/drain region), the silicon substrate is prevented from being exposed and damaged by an anisotropic etch-back process. By forming the stacked layers by the sides of the gate electrode lateral walls through an anisotropic etch-back process, it is ensured that the end of each stacked layer extends at least partially onto a device separation region, which is formed of a material which substantially withstands silicon etching.

[0160] In accordance with an embodiment of the invention, the introduction of an impurity to become a donor or acceptor in the source region, drain region, and a gate electrode can be simultaneously performed by an ion implantation process. As a result, a surface channel-type device can be produced by a small number of ion implantation steps. As described above, the stacked layers of source/drain regions (which are

stacked above the semiconductor substrate) are composed of a material such that the diffusion coefficient of an impurity within the stacked layers is larger than the diffusion coefficient of an impurity within the semiconductor substrate. As a result, even by simultaneously performing the impurity doping for the gate electrode and the impurity doping for the source/drain regions, it is possible to produce a device which can prevent the depletion of the gate electrode and the penetration of the impurity into the channel region, and which does not have an offset configuration (i.e., a configuration in which the source/drain regions do not substantially reach the channel region in the lateral direction due to insufficient diffusion).

[0161] A semiconductor device produced according to the present invention includes a device separation region, an active region, a gate oxide film, a source/drain region, and an electrode which is electrically coupled to the source/drain region, in such a manner that the active region is in contact with the gate oxide film at a first face, a portion of the source/drain regions being located above the first face; and that the electrode is in contact with the source/drain region at a second face, the second face constituting an angle with respect to the first face. As a result, the area occupied by the source/drain regions can be reduced, thereby reducing the parasitic capacitance and parasitic resistance of the source/drain regions.

[0162] The surface area of each source/drain region can be increased relative to the area which is occupied by the source/drain regions on the active region. As a result, the contact area between the source/drain regions and the upper wiring can be increased, thereby lowering the contact resistance.

[0163] Since the distance between the channel region and a contact hole is very small, the distance between the high-resistance impurity diffusion regions, over which an electric current flows, becomes very small. As a result, the parasitic resistance is minimized.

[0164] Since the size of the area occupied by the device, especially the area occupied by the source/drain regions, can be reduced without changing the size of the upper wiring to source/drain contact, it is possible to minimize the junction area between the source/drain regions and the semiconductor substrate (or a well region having the opposite conductive type to that of the source/drain regions in a general CMOS device) without increasing the upper wiring to source/drain contact resistance. As a result, the junction capacitance can be effectively reduced. Accordingly, the occupied area, the parasitic capacitance (junction capacitance), and the parasitic resistance can be reduced without increasing the contact resistance. Consequently, a very large transconductance is obtained, and yet the capacitance required for charging is reduced. Thus, the operation speed of the circuitry designed in accordance with the present invention is improved.

[0165] In accordance with the present invention, the

ratio of the region having a high resistance within the current path is very small, so that the parasitic resistance of the source/drain regions is reduced as compared to that of a conventional semiconductor device. Furthermore, the current path is expanded toward the contact and away from the portions of the source/drain regions adjacent the channel region, thereby minimizing the parasitic resistance. Due to these effects, the current driving performance and the transconductance of the device are improved.

[0166] Various other modifications will be apparent to and can be readily made by those skilled in the art without departing from the scope and spirit of this invention. Accordingly, it is not intended that the scope of the claims appended hereto be limited to the description as set forth herein, but rather that the claims be broadly construed.

Claims

1. A semiconductor device comprising a device separation region and an active region,

the semiconductor device including a gate oxide film, a source/drain region, and an electrode which is electrically coupled to the source/drain region,

wherein the active region is in contact with the gate oxide film at a first face, a portion of the source/drain regions being located above the first face; and

wherein the electrode is in contact with the source/drain region at a second face, the second face constituting an angle with respect to the first face.

2. A semiconductor device according to claim 1, wherein the second face is substantially rugged.
3. A semiconductor device according to claim 1, wherein a portion of the source/drain region partially covers the device separation region.
4. A semiconductor device according to any one of claims 1 to 3, wherein the height of the source/drain region as measured from the first face along a direction perpendicular to the first face increases toward the gate electrode.
5. A semiconductor device according to claim 1, wherein the second face has a curved profile.
6. A semiconductor device according to claim 1, wherein a portion of a contact hole for interconnecting the source/drain region and upper wiring is present on the surface of the source/drain region.
7. A semiconductor device according to claim 6,

wherein a distance between an end of the gate electrode and an end of the contact hole that is located away from the gate electrode in a cross section extending along a direction perpendicular to a longitudinal direction of the gate electrode and through a center of the contact hole is larger than a distance between the end of the gate electrode and an interface between the active region and the device separation region.

8. A semiconductor device according to claim 1, wherein a width of the contact hole as measured in a cross section extending along a direction perpendicular to a longitudinal direction of the gate electrode and through a center of the contact hole is larger than a distance between an end of the gate electrode and an interface between the active region and the device separation region.

9. A semiconductor device according to claim 6 wherein, in a cross section extending along a direction perpendicular to a longitudinal direction of the gate electrode, a distance between an end of the gate electrode and an interface between the active region and the device separation region is smaller than a width of the gate electrode, the width of the gate electrode defining a gate length of the semiconductor device.

10. A semiconductor device according to claim 1, wherein a diffusion coefficient of an impurity within a stacked layer constituting the source/drain region is larger than a diffusion coefficient of an impurity within the semiconductor substrate.

11. A semiconductor device according to claim 10, wherein the diffusion coefficient of the impurity within the stacked layer is about 2 to about 100 times as large as the diffusion coefficient of an impurity within the semiconductor substrate.

12. A semiconductor device according to claim 10, wherein the stacked layer comprises polycrystalline silicon.

13. A semiconductor device according to claim 12, wherein the polycrystalline silicon comprises columnar crystals.

14. A semiconductor device according to claim 12, wherein the polycrystalline silicon has a grain size of about 50 nm or less.

15. A semiconductor device according to claim 1, wherein a surface of the gate electrode and the source/drain region is covered by a two-layer film, the two-layer film comprising a polycrystalline silicon film and a refractory metal silicide film.

16. A semiconductor device according to claim 1, wherein a junction depth of the source/drain region from the first face is about 0.8 to about 2 times as large as a width of the gate electrode lateral wall insulation film.

17. A method for producing a semiconductor device comprising a device separation region and an active region, the method comprising the steps of:

forming the device separation region on a silicon substrate from a material which substantially withstands silicon etching;
sequentially forming a gate insulation film, a gate electrode, and a gate electrode lateral wall insulation film;
coating a polycrystalline silicon film having a thickness which is larger than a distance between the gate electrode and the device separation region along a direction perpendicular to a longitudinal direction of the gate electrode; and
performing an anisotropic etching until the polycrystalline silicon film above the gate electrode is substantially removed.

18. A method according to claim 17, further comprising an ion implantation step of introducing an impurity to form the source/drain region, the impurity becoming one of a donor and an acceptor, and wherein the gate electrode is formed by the introduction of the impurity to become the one of a donor and an acceptor; and

the introduction of the impurity to become the one of a donor or an acceptor for the gate electrode and the source/drain region is performed simultaneously by ion implantation.

19. A method for producing a semiconductor device comprising the steps of:

forming a device separation region on a silicon substrate from a material which substantially withstands silicon etching;
sequentially forming a gate insulation film, a gate electrode, and a gate electrode lateral wall insulation film;
coating a polycrystalline silicon film;
performing an anisotropic etching until the polycrystalline silicon film above the gate electrode is substantially removed; and
removing a portion of the polycrystalline silicon film, the polycrystalline silicon film having been formed on a lateral wall of the gate electrode with the gate electrode lateral wall insulation film being interposed between the polycrystalline silicon film and the lateral wall of the gate

electrode.

5

10

15

20

25

30

35


40

45

50

55

20






FIG. 3





FIG. 4



PRIOR ART

FIG. 5





FIG. 6






FIG. 8A




FIG. 8B




FIG. 8C




FIG. 8D




FIG. 8E




FIG. 8F





FIG. 8G






FIG. 10




FIG. 11




FIG. 12 Gate electrode lateral wall insulation film






FIG. 13

Where no offset is happening

FIG. 14

Where offset is happening

FIG. 15

PRIOR ART




FIG. 16




FIG. 17A




FIG. 17B




FIG. 17C




FIG. 17D




FIG. 17E




FIG. 17F






FIG. 17G









FIG. 19B



FIG. 20








FIG. 22A




PRIOR ART

FIG. 22B



PRIOR ART

FIG. 22C



PRIOR ART

FIG. 23







FIG. 24







THIS PAGE BLANK (USPTO)

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 0 969 516 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
15.09.2004 Bulletin 2004/38

(51) Int Cl.7: **H01L 21/336**, H01L 21/60,
H01L 29/78

(43) Date of publication A2:
05.01.2000 Bulletin 2000/01

(21) Application number: 99112701.0

(22) Date of filing: 30.06.1999

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

- Kakimoto, Seizo
Shiki-gun, Nara-ken (JP)
- Nakano, Masayuk
Nara-shi, Nara-ken (JP)
- Adachi, Kouichiro
Tenri-shi, Nara-ken (JP)

(30) Priority: 30.06.1998 JP 18549298

(71) Applicant: Sharp Kabushiki Kaisha
Osaka-shi, Osaka 545-8522 (JP)

(74) Representative: Müller - Hoffmann & Partner
Patentanwälte,
Innere Wiener Strasse 17
81667 München (DE)


(72) Inventors:
• Iwata, Hiroshi
Ikoma-gun, Nara-ken (JP)

(54) **MOSFET with structured source/drain region and method for producing the same**

(57) A semiconductor device having a device separation region and an active region includes a gate oxide film, a source/drain region, and an electrode which is electrically coupled to the source/drain region. The ac-

tive region is in contact with the gate oxide film at a first face, a portion of the source/drain regions being located above the first face. The electrode is in contact with the source/drain region at a second face, the second face constituting an angle with respect to the first face.

FIG. 1





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 99 11 2701

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	US 5 182 619 A (PFIESTER JAMES R) 26 January 1993 (1993-01-26)	1-3, 10-16	H01L21/336 H01L21/60
Y	* figures 1-11 *	4,7-9	H01L29/78
X	KIMURA S ET AL: "ELEVATED SOURCE AND DRAIN 0.1 MUM-MOSFET" OYO BUTURI, JAPAN SOCIETY OF APPLIED PHYSICS, TOKYO, JP, 1992, pages 1143-1146, XP000791111 ISSN: 0369-8009 * page 1144, right-hand column, line 16 - line 22; figures 2B,3 *	1,5,6	
X	US 5 668 027 A (HASHIMOTO MASAYUKI) 16 September 1997 (1997-09-16) * figures 1,2 *	1	
X	PFIESTER J R ET AL: "A SELF-ALIGNED ELEVATED SOURCE/DRAIN MOSFET" IEEE ELECTRON DEVICE LETTERS, IEEE INC. NEW YORK, US, vol. 11, no. 9, 1 September 1990 (1990-09-01), pages 365-367, XP000141034 ISSN: 0741-3106 * the whole document *	1	
X	US 4 916 084 A (SAITOH MITSUCHIKA ET AL) 10 April 1990 (1990-04-10)	1	
Y	* figure 2H *	7-9	
		-/--	
<div> <div>TECHNICAL FIELDS SEARCHED (Int.Cl.7)</div> <div>H01L</div> </div>			
<div> <div>The present search report has been drawn up for all claims</div> </div>			
Place of search		Date of completion of the search	Examiner
The Hague		21 April 2004	Nesso, S
<div> <div>CATEGORY OF CITED DOCUMENTS</div> <div> <div>X : particularly relevant if taken alone</div> <div>Y : particularly relevant if combined with another document of the same category</div> <div>A : technological background</div> <div>O : non-written disclosure</div> <div>P : intermediate document</div> </div> <div> <div>T : theory or principle underlying the invention</div> <div>E : earlier patent document, but published on, or after the filing date</div> <div>D : document cited in the application</div> <div>L : document cited for other reasons</div> <div>& : member of the same patent family, corresponding document</div> </div> </div>			

EPO FORM 1503 03/82 (P4/C01)



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 99 11 2701

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
Y	YOSHITOMI T ET AL: "HIGH PERFORMANCE OF SILICIDED SILICON-SIDEWALL SOURCE AND DRAIN (S4D) STRUCTURE" IEEE TRANSACTIONS ON ELECTRON DEVICES, IEEE INC. NEW YORK, US, vol. 45, no. 6, 1 June 1998 (1998-06-01), pages 1295-1298, XP000754181 ISSN: 0018-9383 * figures 1,2 *	4	
A	YOSHITOMI T ET AL: "A HOT-CARRIER DEGRADATION MECHANISM AND ELECTRICAL CHARACTERISTICS IN S4D N-MOSFET'S" IEEE TRANSACTIONS ON ELECTRON DEVICES, IEEE INC. NEW YORK, US, vol. 44, no. 11, 1 November 1997 (1997-11-01), pages 2053-2057, XP000722079 ISSN: 0018-9383 * figures 1,2 *	1-16	
A	EP 0 700 081 A (TEXAS INSTRUMENTS INC) 6 March 1996 (1996-03-06) * the whole document *	1-16	TECHNICAL FIELDS SEARCHED (Int.Cl.7)
----- The present search report has been drawn up for all claims -----			
Place of search The Hague		Date of completion of the search 21 April 2004	Examiner Nesso, S
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document			

EPO FORM 1503 03.82 (P4/C01)



European Patent
Office

Application Number

EP 99 11 2701

CLAIMS INCURRING FEES

The present European patent application comprised at the time of filing more than ten claims.

- ☐ Only part of the claims have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims and for those claims for which claims fees have been paid, namely claim(s):
- ☐ No claims fees have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims.

LACK OF UNITY OF INVENTION

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

see sheet B

- ☐ All further search fees have been paid within the fixed time limit. The present European search report has been drawn up for all claims.
- ☐ As all searchable claims could be searched without effort justifying an additional fee, the Search Division did not invite payment of any additional fee.
- ☐ Only part of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the inventions in respect of which search fees have been paid, namely claims:
- ☒ None of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the invention first mentioned in the claims, namely claims:

1-16



European Patent
Office

LACK OF UNITY OF INVENTION
SHEET B

Application Number
EP 99 11 2701

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

1. claims: 1-16

Semiconductor device comprising a device separation region and an active region, including a gate oxide film in contact with the active region at a first face and a raised source/drain region including an electrode, wherein the electrode is in contact with the source/drain region at a second face, the latter forming an angle with the first face.

2. claims: 17-19

Method of manufacturing a semiconductor device comprising the steps of: forming a device separation region, a gate stack with insulating sidewalls and raised source/drain regions formed by depositing a polycrystalline silicon layer and subsequently etching it back until the polycrystalline silicon above the gate electrode is removed.

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 99 11 2701

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

21-04-2004

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5182619	A	26-01-1993	NONE	
US 5668027	A	16-09-1997	JP 5110005 A	30-04-1993
US 4916084	A	10-04-1990	JP 1017473 A	20-01-1989
			JP 1880115 C	21-10-1994
			JP 6003812 B	12-01-1994
			KR 9106700 B1	31-08-1991
EP 0700081	A	06-03-1996	US 6200871 B1	13-03-2001
			EP 0700081 A2	06-03-1996
			JP 8111527 A	30-04-1996

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)